VHDL for logic synthesis / Andrew Rushton.
Material type:
- 047198325X
Item type | Current library | Home library | Collection | Shelving location | Call number | Status | Date due | Barcode | Item holds |
---|---|---|---|---|---|---|---|---|---|
![]() |
FIRST CITY UNIVERSITY COLLEGE | FIRST CITY UNIVERSITY COLLEGE | Open Collection | FCUC Library | 621.392 RUS (Browse shelf(Opens below)) | Available | 00009016 |
Total holds: 0
Browsing FIRST CITY UNIVERSITY COLLEGE shelves, Shelving location: FCUC Library, Collection: Open Collection Close shelf browser (Hides shelf browser)
![]() |
![]() |
![]() |
![]() |
![]() |
![]() |
![]() |
||
621.392 ROT Digital systems design using VHDL / | 621.392 ROT 2018 Digital Systems Design Using VHDL - Hardcover | 621.392 RUS VHDL for logic synthesis / | 621.392 RUS VHDL for logic synthesis / | 621.392 RUS VHDL for logic synthesis / | 621.392 SCA VHDL and AHDL digital system implementation / | 621.392 SCA VHDL and AHDL digital system implementation / |
Includes bibliographical references and index.
Emo Book Services
19096