FirstCity
Welcome to First City University College Library iPortal | library@firstcity.edu.my | +603-7735 2088 (Ext. 519)

VHDL for logic synthesis /

Rushton, Andrew.

VHDL for logic synthesis / Andrew Rushton. - 2nd ed. - New York : Wiley, 1998. - 375 p. : ill.

Includes bibliographical references and index.

047198325X


VHDL (Computer hardware description language)
Logic design--Data processing.
Computer-aided design.