Normal view MARC view ISBD view

Implementation & performance analysis of a digital closed-loop speed control system

By:

Yong Pong Meau [Author]

Material type: Text

Text

TextPublication details: 2000DDC classification:

BEE2000-29

Average rating: 0.0 (0 votes)

Holdings ( 1 )

Holdings
Item type	Current library	Home library	Collection	Shelving location	Call number	Status	Date due	Barcode	Item holds
Thesis/Dissertation	FIRST CITY UNIVERSITY COLLEGE	FIRST CITY UNIVERSITY COLLEGE	Thesis/Dissertation	Dissertation	BEE2000-29 (Browse shelf(Opens below))	Not for loan		TD1337

Total holds: 0

Browsing FIRST CITY UNIVERSITY COLLEGE shelves, Shelving location: Dissertation, Collection: Thesis/Dissertation Close shelf browser (Hides shelf browser)

Previous	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	Next
Previous	BEE2000-26 Implementation & performance analysis of a digital closed-loop speed control system	BEE2000-27 Implementation & performance analysis of a digital closed-loop speed control system	BEE2000-28 Implementation & performance analysis of a digital closed-loop speed control system	BEE2000-29 Implementation & performance analysis of a digital closed-loop speed control system	BEE2000-30 Implementation of advanced DSP architecture using VHDL	BEE2000-31 Implementation of advanced DSP architecture using VHDL	BEE2000-32 Implementation of advanced DSP architecture using VHDL	Next

Report a problem