Starter's guide to Verilog 2001 / Michael D. Ciletti.
Material type:![Text](/opac-tmpl/lib/famfamfam/BK.png)
- 0131415565
Item type | Current library | Home library | Collection | Shelving location | Call number | Status | Date due | Barcode | Item holds |
---|---|---|---|---|---|---|---|---|---|
![]() |
FIRST CITY UNIVERSITY COLLEGE | FIRST CITY UNIVERSITY COLLEGE | Open Collection | FCUC Library | 621.392 CIL (Browse shelf(Opens below)) | Available | 00016497 |
Browsing FIRST CITY UNIVERSITY COLLEGE shelves, Shelving location: FCUC Library, Collection: Open Collection Close shelf browser (Hides shelf browser)
![]() |
![]() |
![]() |
![]() |
![]() |
![]() |
![]() |
||
621.392 BHA A guide to VHDL syntax : | 621.392 BHA A VHDL primer / | 621.392 CHA Digital design and modeling with VHDL and synthesis / | 621.392 CIL Starter's guide to Verilog 2001 / | 621.392 CIL Advanced digital design with the Verilog HDL / | 621.392 CIL Advanced digital design with the Verilog HDL / | 621.392 CIL Modeling, synthesis, and rapid prototyping with the Verilog HDL / |
Includes bibliographical references and index.
L00015 22/07/04 ENGI Ntsc Book Supplies
10186 29/07/04